

D/A 0597  
XEN-2-0368  
1 of 4




FIGURE 1




FIGURE 2

D/A0597  
XEN-Z-0368  
2 of 4






FIGURE 3

30 32 34 40 42 48 50 52 54 56 58 60 62 64 66 68 70 72


28




Start with cleaned SOI (Silicon On Insulator) Wafer Material.




Deposit photoresist and pattern using standard lithographic processes. This exposes area 32 to be 'thinned'.




Wet etch (KOH 45% @ 60°C) exposed device layer silicon to a thickness of ~500nm.




Dry etch exposed silicon to form device structure.




Remove all remaining photoresist in dry O<sub>2</sub> plasma etch process.



Remove previous resist layer before re-patterning for etch of mirror and island/anchor structures.



Deposit and pattern final photoresist layer for use during buried oxide release. Release device by etching all unprotected buried oxide.



Release device by etching all unprotected buried oxide.

4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8